Designing for Low Power in Complex Embedded DSP Systems
نویسندگان
چکیده
This paper presents an empirical methodology for low power driven complex DSP embedded systems design. Unlike DSP design for high performance, research of low power DSP design has received little attention, yet power dissipation is an increasingly important and growing problem. Highly accurate power prediction models for DSP software are derived. Unlike previous techniques, the methodology derives software power prediction models using statistical optimization and it is veri ed with real power measurements. The approach is general enough to be applied to any embedded DSP processor. Results from two di¤erent DSP processors and over 180 power measurements of DSP code show that power can be predicted for embedded systems design with less than 4% error. This result is important for developing a general methodology for power characterization of embedded DSP software since low power is critical to complex DSP applications in many cost sensitive markets.
منابع مشابه
Design and Implementation of Digital Demodulator for Frequency Modulated CW Radar (RESEARCH NOTE)
Radar Signal Processing has been an interesting area of research for realization of programmable digital signal processor using VLSI design techniques. Digital Signal Processing (DSP) algorithms have been an integral design methodology for implementation of high speed application specific real-time systems especially for high resolution radar. CORDIC algorithm, in recent times, is turned out to...
متن کاملUltra-Low-Energy DSP Processor Design for Many-Core Parallel Applications
Background and Objectives: Digital signal processors are widely used in energy constrained applications in which battery lifetime is a critical concern. Accordingly, designing ultra-low-energy processors is a major concern. In this work and in the first step, we propose a sub-threshold DSP processor. Methods: As our baseline architecture, we use a modified version of an existing ultra-low-power...
متن کاملAn Empirical Comparison of Algorithmic, Instruction, and Architectural Power Prediction Models for High Peformance Embedded DSP Processors
This paper presents a comparison of statisticallyderived power prediction models at the algorithmic, instruction, and architectural levels for embedded high performance DSP processors. The approach is general enough to be applied to any embedded DSP processor. Results from 168 power measurements of DSP code show that power can be predicted at instruction and architecture levels with less than 2...
متن کاملObject-Oriented Modeling and Co-Simulation of Embedded Systems
This paper presents the modeling and co-simulation capabilities of S 3 E 2 S, a design environment for electronic systems that can be built as a combination of analog and digital parts and software. S 3 E 2 S is based on a distributed, object-oriented system model, where abstract objects are initially used to express complex behavior and may be later refined into digital or analog hardware and ...
متن کاملSandblaster Low-Power Multithreaded SDR Baseband Processor
General-purpose processors have utilized complex and energy inefficient techniques to accelerate performance. In embedded DSP designs, power constraints have precluded general-purpose microarchitectural techniques. Rather than minimize average execution time, embedded DSP processors require the worst-case execution time to be minimized. Subsequently, Very Long Instruction Word (VLIW) processors...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 1999